Low-Area 4th-Order Shared-Amplifier Sigma-Delta Modulator

نویسندگان

  • Tiago Costa
  • Rui Neves
  • Nuno Horta
  • Paulo Pereira
چکیده

Analog-to-digital converters provide a vital interface in mixed-signal electronic systems. One of the typical approaches to implement high-resolution sigma-delta modulators often involves the choice of high-order loop-filters, which imply the use of a large number of integrators. As in common topologies each integrator is implemented by one operational amplifier, high-order modulators can demand a high number of operational amplifiers, increasing the total circuit area and power consumption. In order to overcome this feature, a shared-opamp technique is explored in this work. It is a 4-order sigma-delta modulator, with the first stage being implemented by one op-amp, and the last 3 stages being shared by the same op-amp. This fact makes possible not only to reduce the total power consumption of the integrators, but also reduces the total number of op-amps by half, which lead to area reduction. Simulations results show a peak SNR of 100.1 dB and a THD of -80 dB were achieved for the audio band from 20 to 20 kHz, with a total power consumption of 9.83 mW, using the XFAB 1.8 V CMOS 0.18 technology.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of a Continuous - Time Bandpass Delta - Sigma Modulator

An 8th-order continuous-time (CT) bandpass delta-sigma (AZ) modulator has been designed and simulated in a 65 nm CMOS process. This modulator achieves in simulation 25 MHz signal bandwidth at 250 MHz center frequency with a signalto-noise ratio (SNR) of 75.5 dB. The modulator samples at 1 GS/s while consuming 319 mW. On the system level, the feedback topology secures stability for the 8th-order...

متن کامل

First Order Sigma-delta Modulator with Low-power Consumption Implemented in Ams 0.35 Μm Cmos Technology

Abstract This paper presents a design of a switched-capacitor discrete time 1st order Delta-Sigma modulator used for a resolution of 8 bits Sigma-Delta analog to digital converter. For lower power consumption, the use of operational transconductance amplifier is necessary in order to provide wide output voltage swing and moderate DC gain. Simulation results showed that with 0.35um CMOS technolo...

متن کامل

A Low Power Audio Delta-Sigma Modulator with Opamp-Shared and Opamp-Switched Techniques

A high power efficient opamp-shared and opamp-switched delta-sigma modulator (DSM) has been presented. It employs a fourth-order single loop 17-level DSM with an input feed forward gain stage. It is shown that power consumption can be largely reduced by using half delay integrators and switched opamp, and sharing opamp between integrator stages. The proposed DSM, designed on 0.35μm TSMC process...

متن کامل

Modeling of a Second Order Sigma-Delta Modulator with Imperfections

Abdelghani Dendouga, Nour-Eddine Bouguechal, Souhil Kouda and Samir Barra Advanced Electronic Laboratory, Batna University, Algeria 05 Avenue Chahid Boukhlouf, 05000 BATNA, ALGERIE E-mail: [email protected] Abstract—Sigma delta modulators (ΣΔMs) form part of the core of today’s mixed-signal designs. The ongoing research on these devices shows the potential of ΣΔ data converters as a promi...

متن کامل

Performance Scrutiny of Two Control Schemes Based on DSM and HB in Active Power Filter

This paper presents a comparative analysis between two current control strategies, constant source power and generalized Fryze current, used in Active Power Filter (APF) applications having three different modulation methods. The Hysteresis Band (HB) and first-order Delta-Sigma Modulation (DSM) as well as the second-order DSM is applied. The power section of the active power filter is viewed as...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009